Konstruktion av förstärkare och insamplingssteg till en PSAADC i 0.25 um CMOS
The aim and goal of this work has been to design and implement a voltage reference network for a 12-bit PSAADC, Parallell Successive Analog to Digital Converter. A chip containing the design has been sent away for fabrication. Because of the long processing time, no measurement …